Evolution in architectures and programming methodologies of coarse-grained reconfigurable computing

نویسندگان

  • Zain-ul-Abdin
  • Bertil Svensson
چکیده

Technichal report IDE0713 Evolution in Architectures and Programming Methodologies of CoarseGrained Reconfigurable Computing Zain-ul-Abdin and Bertil Svensson In order to meet the increased computational demands of, e.g., multimedia applications, such as video processing in HDTV, and communication applications, such as baseband processing in telecommunication systems, the architectures of reconfigurable devices have evolved to coarse-grained compositions of functional units, which are operated in a coordinated manner to improve performance and energy efficiency. In this survey we explore the field of coarse-grained reconfigurable computing on the basis of the hardware aspects of granularity, reconfigurability, and interconnection networks, and discuss the effects of these on energy related properties and scalability. We also consider the computation models that are being adopted for programming of such machines, models that expose the parallelism inherent in the application in order to achieve better performance. Finally, we identify the emerging trends of introduction of asynchronous techniques at the architectural level and the use of nano-electronics from technological perspective in the reconfigurable computing discipline. For the full document (41 pages), please contact Zain-ul-Abdin, e-mail: [email protected]

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

DRESC: a retargetable compiler for coarse-grained reconfigurable architectures

Coarse-grained reconfigurable architectures have become increasingly important in recent years. Automatic design or compiling tools are essential to their success. In this paper, we present a retargetable compiler for a family of coarse-grained reconfigurable architectures. Several key issues are addressed. Program analysis and transformation prepare dataflow for scheduling. Architecture abstra...

متن کامل

Towards an Automated Design of Application-specific Reconfigurable Logic

Reconfigurable architectures can bridge the gap between programmable solutions (processors, DSPs) and highly optimised ASICs if they are structured in an application-specific way. Two of the main disadvantages of reconfigurable logic are its low functional density, caused by the area overhead introduced by configuration logic and memory, but also reduced clock frequencies, caused by extended si...

متن کامل

Exploiting loop-level parallelism on coarse-grained reconfigurable architectures using modulo scheduling - Computers and Digital Techniques, IEE Proceedings-

Coarse-grained reconfigurable architectures have become increasingly important in recent years. Automatic design or compilation tools are essential to their success. A modulo scheduling algorithm to exploit loop-level parallelism for coarse-grained reconfigurable architectures is presented. This algorithm is a key part of a dynamically reconfigurable embedded systems compiler (DRESC). It is cap...

متن کامل

Mapping Applications to a Coarse-Grained Reconfigurable Architecture

Today the most commonly used system architectures in data processing can be divided into three categories: general purpose processors, application specific architectures and reconfigurable architectures. General purpose processors are flexible, but inefficient and for some applications do not offer enough performance. Application specific architectures are efficient and give good performance, b...

متن کامل

Self-loop Pipelining and Reconfigurable Dataflow Arrays

This paper presents some interesting concepts of static dataflow machines that can be used by reconfigurable computing architectures. We introduce some data-driven reconfigurable arrays and summarize techniques to map imperative software programs to those architectures, some of them being focus of current research work. In particular, we briefly present a novel technique for pipelining loops. E...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:
  • Microprocessors and Microsystems - Embedded Hardware Design

دوره 33  شماره 

صفحات  -

تاریخ انتشار 2009